Freescale Semiconductor /MKV58F24 /HSADC0 /CTRL2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CTRL2

15 1211 87 43 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0DIVA0 (0)SIMULT 0 (xx0x)CHNCFG_H 0 (0)EOSIEB 0 (0)SYNCB 0 (0)STARTB 0 (0)STOPB 0 (0)DMAENB

SYNCB=0, EOSIEB=0, STOPB=0, SIMULT=0, DMAENB=0, CHNCFG_H=xx0x, STARTB=0

Description

HSADC Control Register 2

Fields

DIVA

Clock Divisor Select

SIMULT

Simultaneous mode

0 (0): Parallel scans done independently

1 (1): Parallel scans done simultaneously (default)

CHNCFG_H

CHNCFG_H (Channel Configure High) bits

0 (x0xx): Inputs = ANB4-ANB5

0 (xxx0): Inputs = ANA4-ANA5

0 (xx0x): Inputs = ANA6-ANA7

1 (xxx1): Inputs = ANA4-ANA5

2 (xx1x): Inputs = ANA6-ANA7

4 (x1xx): Inputs = ANB4-ANB5

8 (1xxx): Inputs = ANB6-ANB7

EOSIEB

End Of Scan Interrupt Enable

0 (0): Interrupt disabled

1 (1): Interrupt enabled

SYNCB

SYNCB Enable

0 (0): B converter parallel scan is initiated by a write to CTRL2[STARTB] only

1 (1): Use a SYNCB input pulse or CTRL2[STARTB] to initiate a B converter parallel scan

STARTB

STARTB Conversion

0 (0): No action

1 (1): Start command is issued

STOPB

Stop

0 (0): Normal operation

1 (1): Stop mode

DMAENB

DMA enable

0 (0): DMA is not enabled.

1 (1): DMA is enabled.

Links

() ()